
8
LTC1285/LTC1288
BLOCK DIAGRAM
W
–
+
CSAMPLE
VCC (VCC/VREF)
CS/SHDN
CLK
DOUT
IN+ (CH0)
IN– (CH1)
MICROPOWER
COMPARATOR
CAPACITIVE DAC
VREF
GND
PIN NAMES IN PARENTHESES REFER TO THE LTC1288
LTC1285/88 BD
(DIN)
BIAS AND
SHUTDOWN CIRCUIT
SAR
SERIAL PORT
TEST CIRCUITS
Voltage Waveforms for DOUT Rise and Fall Times, tr, tf
Load Circuit for tdis and ten
DOUT
1.4V
3k
100pF
TEST POINT
LTC1285/88 TC01
DOUT
VOL
VOH
tr
tf
LTC1285/88 TC02
Voltage Waveforms for DOUT Delay Times, tdDO
Load Circuit for tdDO, tr and tf
CLK
DOUT
VIL
tdDO
VOL
VOH
LTC1285/88 TC03
DOUT
3k
100pF
TEST POINT
VCC tdis WAVEFORM 2, ten
tdis WAVEFORM 1
LTC1285/88 TC04